

Full Paper

Realisation of low-voltage square-root-domain all-pass filters

Farooq A. Khanday* and Nisar A. Shah

Department of Electronics and Instrumentation Technology, University of Kashmir, Srinagar, India
190 006

* Corresponding author, email: farooqsn20@yahoo.co.in

Received: 18 July 2012 / Accepted: 8 October 2013 / Published: 24 October 2013

Abstract: Novel low-voltage first-order and second-order square-root-domain all-pass filters derived systematically by means of transfer function decomposition and state-space synthesis techniques are proposed. The employment of only a few geometric-mean cells and grounded capacitors permits the circuits to absorb shunt parasitic capacitances, which is desirable for production in monolithic form. The circuits enjoy the features of electronic adjustment of frequency characteristics, wider dynamic range and low-voltage environment operation. The filters are employed to design high-order all-pass filters using cascade approach. First-order low-pass and second-order band-pass filters, being the inherited building blocks of the proposed low-order all-pass filters are also discussed. The behaviour of the filters is evaluated through simulations using Taiwan semiconductor manufacturing company 0.25 μm level-3 complementary metal oxide semiconductor process parameters, where the most important performance factors are considered.

Keywords: analog integrated circuits, companding filters, current-mode circuits, square-root-domain filters, all-pass filters

INTRODUCTION

The downscaling of complementary metal oxide semiconductor (CMOS) processes allows operation of analog-signal processing circuits at relatively reduced voltage levels. The principal motivation for this is to reduce power consumption of the digital circuitry in mixed-mode very large scale integration systems and to prevent gate-oxide breakdown with drop-off in its thickness. In addition, low power consumption and low supply voltages are requirements of the portable electronic equipment. In contrast to the digital circuits, the decrease in the supply voltage of contemporary integrated circuit technologies often necessitates an increase in the power consumption of conventional analog circuit processors for preservation of the same dynamic range and chip area for a given bandwidth [1]. Towards this end, several techniques have been proposed for the reduction of supply voltage in analog and mixed-signal circuits [2-5].

The technique of companding (compressing-expanding) allows, under low-voltage operating condition, construction of continuous-time analog circuits with higher dynamic range per unit power consumption. In this technique linear input signal is initially compressed before it is handled by the non-linear core system. For preservation of linear operation of the whole system, the non-linear signal produced by the core system is converted to a linear output through employment of an appropriate output stage.

In recent years many researchers have endeavoured to develop companding circuits comprising log-domain and square-root-domain (SRD) topologies [6-25]. However, in most of the integrated circuit (IC) fabrication technologies motivated by the current trend of digital CMOS processes, the more economical metal oxide semiconductor field effect transistor (MOSFET) implementation of log-domain circuits is adopted. To comply with such demand and change, log-domain circuits are designed using strong inversion MOSFETs instead of weak inversion MOSFETs as the circuits based on the latter are sensitive to threshold matching and a mere kilohertz-range bandwidth restriction. The problems encountered in the above method were solved by realising SRD filters [13-20]. Since MOSFETs have squared current-voltage (I-V) characteristics in a strong inversion region, derived circuits are therefore known as square-root domains. Thus, the input signal is initially compressed by a square-root operator and in order to preserve the linear operation of the whole system, the non-linear signal produced by the core system is converted back to a linear output signal by employing a squared operator at the output stage. Further, the SRD circuits reduce the fabrication cost, besides eliminating the drawbacks of having high power supply voltage, high-power consumption and low frequency of operation.

The all-pass (AP) filters are among the most important building blocks of many analog signal processing applications and therefore have received due attention. These are generally used for introducing a frequency-dependent delay while keeping the amplitude of the input signal constant over the desired frequency range. During the last few years, some log-domain AP filters were proposed [21, 22]. Some SRD-based AP filters have also been reported in the literature [23-25], although the reported designs are complex, limited to first-order and devoid of electronic tunability feature. Besides, the mathematical modelling is difficult and the effective circuit operation is dependent on transistor matching performance, thus not suitable for monolithic integration. In addition, the reported designs are suited for high voltages and are thus not the candidates for contemporary low-voltage analog and mixed IC design. Based on the above facts, two simple designs for first-order and second-order AP filters are proposed in this paper, which are systematically derived using transfer function decomposition procedure and state-space technique. Compared to various SRD filtering techniques, which require both the geometric mean (GM) cells and the squarer-divider cells for their synthesis, the SRD filter design using state-space technique has the advantage of using only GM cells, resulting in canonical circuit structures with low-power consumption. In addition, the transfer function decomposition procedure, as compared to the direct synthesis, also leads to canonical circuit structures and thus enhances the low-power consumption capability [25]. The functionality of the proposed filters is verified using personal simulation computer programme with integrated circuit emphasis simulations with Taiwan semiconductor manufacturing company 0.25 μ m CMOS process.

PROPOSED LOW-VOLTAGE CURRENT-MODE SRD AP FILTER DESIGN**First-Order AP Filter**

A first-order AP filter transfer function can be written as:

$$H(s) = k \frac{s\tau - 1}{s\tau + 1} \quad (1)$$

where τ and k are respectively time constant and gain or loss throughout the frequency response of the filter. Equation (1) after decomposition becomes

$$H(s) = k - \frac{2k}{s\tau + 1} \quad (2)$$

The second term in the preceding equation is the transfer function of first-order low-pass (LP) filter for which the state-space equations are:

$$\begin{aligned} \dot{x} &= -\frac{x}{\tau} + 2k \frac{u}{\tau} \\ y &= x \end{aligned} \quad (3)$$

The node voltages, being state variables, permits substitution of $x = V_1$ and $u = U$ in equation (3) yielding

$$\begin{aligned} \dot{V}_1 &= -\frac{V_1}{\tau} + 2k \frac{U}{\tau} \\ y &= V_1 \end{aligned} \quad (4)$$

Multiplying with constant C on both sides of equation (4), we have

$$\begin{aligned} C\dot{V}_1 &= -C \frac{V_1}{\tau} + 2kC \frac{U}{\tau} \\ y &= V_1 \end{aligned} \quad (5)$$

For a MOSFET in saturated region, the drain current is given by

$$I_{DS} = \frac{1}{2} \mu C_{OX} \left(\frac{W}{L} \right) (V_{GS} - V_{TH})^2 = \beta (V_{GS} - V_{TH})^2 \quad (6)$$

where β , V_{GS} and V_{TH} are transconductance parameter, gate to source voltage and threshold voltage of the MOSFET respectively. The new currents I_1 , I_U and I_o are defined as

$$I_1 = \beta (V_1 - V_{TH})^2 \Rightarrow V_1 = \sqrt{\frac{I_1}{\beta}} + V_{TH} \quad (7)$$

$$I_U = \beta (U - V_{TH})^2 \Rightarrow U = \sqrt{\frac{I_U}{\beta}} + V_{TH}$$

$$I_o = \frac{C^2}{\tau^2 \beta} \Rightarrow \tau = \frac{C}{I_o \beta} \quad (8)$$

After routine manipulation, the state-space equations become

$$\begin{aligned} C\dot{V}_1 &= 2k \sqrt{I_o I_U} - \sqrt{I_o I_1} + I_T (2k - 1) \\ y &= V_1 \end{aligned} \quad (9)$$

where

$$I_T = \frac{CV_{TH}}{\tau} = V_{TH} \sqrt{I_o \beta} \tag{10}$$

Equation (9) is the complete derivation of the first-order LP filter. An examination of equation (9) reveals that it can be transformed into a circuit through interconnection of two square-root circuits, a load capacitor, some current mirrors, two additional DC-biased current sources and two n-type MOSFETs. From equation (9), it is clear that for the implementation of the proposed LP filter, a square-root circuit or GM cell is needed. According to our literature survey, among the various GM cells, the most commonly used one is given in Figure 1 [26] as it has a low-voltage requirement. The complete circuit diagram of the proposed first-order AP filter constructed as per equations (2) and (9) is as shown in Figure 2.





Figure 1. (a) Low-voltage current GM cell; (b) The employed symbols




Figure 2. Proposed low-voltage SRD design of first-order AP filter

Second-Order AP Filter

The transfer function for second-order AP filter can be written as:

$$H(s) = k \frac{s^2\tau^2 - \frac{s\tau}{Q} + 1}{s^2\tau^2 + \frac{s\tau}{Q} + 1} \tag{11}$$

This after decomposition becomes

$$H(s) = \frac{Y(s)}{U(s)} = k - \frac{2k \frac{s\tau}{Q}}{s^2\tau^2 + \frac{s\tau}{Q} + 1} \tag{12}$$

The transfer function of the second-order band-pass filter is represented by the second term of the preceding equation. By following a similar procedure as introduced the pervious section, the complete derivation of the second-order band-pass filter is

$$\begin{aligned} C\dot{V}_1 &= -\sqrt{I_oI_2} - I_T \\ C\dot{V}_2 &= \sqrt{I_oI_1} - \frac{\sqrt{I_oI_2}}{Q} + 2k \frac{\sqrt{I_oI_U}}{Q} + I_S \\ y &= V_2 \end{aligned} \tag{13}$$

where

$$I_S = I_T \left(1 + \frac{2k}{Q} - \frac{1}{Q} \right) \tag{14}$$

Equation (13) can be implemented in circuit form through the use of three GM cells, two grounded capacitors, several current mirrors, three additional DC-biased current sources and three n-type MOSFETs. The proposed second-order AP filter obtained by means of equations (12) and (13) is as depicted in Figure 3. Moreover, a high-order AP filter can be implemented by cascading

low-order (first-order and second-order) AP filters and the same has been verified with the help of simulated results.




Figure 3. Proposed low-voltage SRD design of second-order AP filter

SIMULATION RESULTS


In order to verify the theoretical predictions contained in the previous section, the proposed low-order AP circuits shown in Figures 2 and 3 are simulated using Taiwan semiconductor manufacturing company 0.25 μm CMOS process parameters. For both the filters, the aspect ratio of transistors used in the current mirror is $W/L = 20\mu\text{m}/2\mu\text{m}$ and those used in the GM cell are given in Table 1.

Table 1. Aspect ratios of metal oxide semiconductor (MOS) transistors of GM cell


Transistor	W/L ($\mu\text{m}/\mu\text{m}$)
M_{p1} - M_{p3}	11.6/2
M_{p4}	5.8/2
M_{p5}	14/2
M_{p6} - M_{p10}	28/2
M_{n1} - M_{n4}	3.6/2
M_{n5}	20/2
M_{n6} - M_{n7}	30/2
M_{n8} - M_{n9}	10/2

The simulated value of pole frequency is found to be 100 kHz for $V_{DD} = 1.5\text{ V}$, $V_{SS} = 0\text{ V}$, $C_1 = C_2 = 56.27\text{ pF}$ and $I_0 = 5\mu\text{ A}$. Figures 4 and 5 depict the simulated magnitude and phase responses of first- and second-order AP filters respectively. Furthermore, the simulated frequency responses of LP and band-pass filters, the intrinsic building blocks of the low-order and high-order AP filters, are shown in Figure 6. The simulated phase responses obtained from low-order AP filters of Figures 2 and 3 are shown in Figure 7. It is worth mentioning here that the simulated ideal curves

of Figure 7 were obtained by implementing equations (1) and (11) using ideal voltage-controlled current sources with the same set of coefficients as those chosen for the SRD design.




(a)




(b)

Figure 4. Simulated responses of first-order AP filter: (a) magnitude response; (b) phase response



(a)



(b)

Figure 5. Simulated responses of second-order AP filter: (a) magnitude response; (b) phase response




Figure 6. Simulated magnitude responses of first-order LP filter and second-order band-pass filter




Figure 7. Simulated phase responses of higher-order AP filters

To demonstrate the electronic tunability of the proposed circuits, I_0 was varied and the results obtained for $1.25\mu\text{A}$, $5\mu\text{A}$ and $20\mu\text{A}$ are depicted in Figure 8. Additionally, the performance of the proposed AP filters was evaluated for the parameters of linearity, noise and mismatching. The obtained results are summarised in Table 2.




Figure 8. Demonstration of electronic tunability of the proposed AP designs

Table 2. Performance factor results for the proposed AP filters

Performance factor	Value		
	1 st -Order AP	2 nd -Order AP	5 th -Order AP
Power dissipation	250 μW	475 μW	1.03mW
Dynamic range	49.2dB	48.7dB	47.1dB
Sensitivity of ω_0	76.4kHz	79.4kHz	83.5kHz

CONCLUSIONS

Novel low-voltage SRD first-order and second-order AP filter structures having electronic tunability feature and amenability for monolithic integration are presented. A systematic synthesis procedure for deriving the filter circuits together with their use in the design of high-order AP filters is also given. The circuits, besides consuming low power, consist merely of a few SRD cells and grounded capacitors.

REFERENCES

1. E. A. Vittoz, "Low-power low-voltage limitations and prospects in analog design", in "Analog Circuit Design: Low-Power Low-Voltage, Integrated Filters and Smart Power" (Ed. R. J. van de Plassche, W. M. C. Sansen and J. Huijsing), Kluwer Academic Publisher, Boston, **1995**, pp.3-14.
2. A. L. Coban, P. E. Allen and X. Shi, "Low-voltage analog IC design in CMOS technology", *IEEE Trans. Circuits Syst. I*, **1995**, 42, 955-958.
3. E. Sánchez-Sinencio and A. G. Andreou, "Low-Voltage/Low-Power Integrated Circuits and Systems: Low-Voltage Mixed-Signal Circuits", Wiley-IEEE Press, New York, **1999**, p.207-237.
4. S. Yan and E. Sánchez-Sinencio, "Low voltage analog circuit design techniques: A tutorial", *IEICE Trans. Analog Integr. Circ. Syst.*, **2000**, E00-A, 1-17.
5. S. S. Rajput and S. S. Jamuar, "Low voltage analog circuit design techniques", *Circ. Syst. Mag. IEEE*, **2002**, 2, 24-42.
6. N. A. Shah and F. A. Khanday, "Synthesis of SIFO electronically tunable log-domain universal biquad", *Frequenz*, **2008**, 62, 30-36.
7. N. A. Shah and F. A. Khanday, "A DC stabilized log-domain nth-order multifunction filter based on the decomposition of nth-order HP filter function to FLF topology", *Int. J. Circ. Theory Appl.*, **2009**, 37, 1075-1091.
8. N. A. Shah and F. A. Khanday, "A MISO electronically tunable log-domain universal biquad with digital programmability", *Frequenz*, **2009**, 63, 36-41.
9. N. A. Shah and F. A. Khanday, "A multiple-input-multiple-output log-domain universal biquad filter", *Indian J. Pure Appl. Phys.*, **2012**, 50, 928-934.
10. N. A. Shah and F. A. Khanday, "A generic current mode design for multifunction grounded capacitor filters employing log-domain technique", *Act. Pass. Electron. Compon.*, **2011**, 2011, Article ID 313580.
11. C. Psychalinos, "Log-domain SIMO and MISO low-voltage universal biquads", *Analog Integr. Circ. Sig. Process.*, **2011**, 67, 201-211.
12. C. Kasimis, G. Souliotis and C. Psychalinos, "Novel log-domain frequency-adaptive filter", *Int. J. Electron.*, **2012**, 99, 197-209.
13. G. J. Yu, J. J. Chen, H. Y. Lin, B. D. Liu and C. Y. Huang, "A low-voltage low-power log-domain band-pass filter", Proceedings of IEEE International Symposium on VLSI Technology, Systems, and Applications, **2003**, Hsinchu, Taiwan, pp.219-222.

14. G. J. Yu, B. D. Liu, Y. C. Hsu and C. Y. Huang, "Design of log domain low-pass filters by MOSFET square law", Proceedings of 2nd IEEE Asia Pacific Conference on ASICs, **2000**, Cheju, South Korea, pp.9-12.
15. M. H. Eskiyeerli, A. J. Payne and C. Toumazou, "State space synthesis of integrators based on the MOSFET square law", *Electron. Lett.*, **1996**, 32, 505-506.
16. A. J. Lopez-Martin and A. Carlosena, "A 3.3 V tunable current-mode square-root domain biquad", Proceedings of IEEE International Symposium on Circuits and Systems, **2000**, Geneva, Switzerland, pp.5-8.
17. F. A. Khanday, C. Psychalinos and N. A. Shah, "Square-root-domain realization of single cell architecture of complex TDCNN," *Circ. Syst. Sig. Process.*, **2013**, 32, 959-978.
18. E. Stoumpou and C. Psychalinos, "Square-root domain linear transformation filters", *Int. J. Circ. Theory Appl.*, **2011**, 39, 719-731.
19. C. Laoudias, C. Psychalinos and E. Stoumpou, "1.5 V square-root domain universal biquad filters", *Int. J. Circ. Theory Appl.*, **2013**, 41, 307-318.
20. E. Stoumpou, F. A. Khanday, C. Psychalinos and N. A. Shah, "A low-voltage square-root domain n-th order multi-function FLF filter topology", *Analog Integr. Circ. Sig. Process.*, **2009**, 61, 315-322.
21. A. Kircay and U. Cam, "A novel log-domain first-order multifunction filter", *ETRI J.*, **2006**, 28, 401-404.
22. C. Psychalinos, "Realization of log-domain high-order transfer functions using first-order building blocks and complementary operators", *Int. J. Circ. Theory Appl.*, **2007**, 35, 17-32.
23. S. Ozoguz, T. M. Abdelrahman and A. S. Elwakil, "Novel approximate square-root domain all-pass filter with application to multiphase oscillators", *Analog Integr. Circ. Sig. Process.*, **2006**, 46, 297-301.
24. S. Olmez and U. Cam, "A novel square-root domain realization of first order all-pass filter", *Turk. J. Elec. Eng. Comp. Sci.*, **2010**, 18, 141-146.
25. A. Kircay and M. S. Keserlioglu, "Novel current-mode second-order square-root-domain highpass and allpass filter", Proceedings of IEEE International Conference on Electrical and Electronics Engineering, **2009**, Bursa, Turkey, pp. II-242 - II-246.
26. A. J. Lopez-Martin, A. Carlosena and J. Ramirez-Angulo, "Very low voltage MOS translinear loops based on flipped voltage followers", *Analog Integr. Circ. Sig. Process.*, **2004**, 40, 71-74.